Product data sheet by General Description
 
1. General  description
The 74AUP3G04 provides a low-power, low-voltage triple inverting buffer.
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall 
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire 
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF. The IOFF 
circuitry disables the output, preventing a damaging backflow current through the device 
when it is powered down.
2.  Features and benefits
 Wide supply voltage range from 0.8 V to 3.6 V
 High noise immunity
 Complies with JEDEC standards:
 JESD8-12 (0.8 V to 1.3 V)
 JESD8-11 (0.9 V to 1.65 V)
 JESD8-7 (1.2 V to 1.95 V)
 JESD8-5 (1.8 V to 2.7 V)
 JESD8-B (2.7 V to 3.6 V)
 ESD protection:
 HBM JESD22-A114F Class 3A exceeds 5000 V
 MM JESD22-A115-A exceeds 200 V
 CDM JESD22-C101E exceeds 1000 V
 Low static power consumption; ICC = 0.9 A (maximum)
 Latch-up performance exceeds 100 mA per JESD 78B Class II
 Inputs accept voltages up to 3.6 V
 Low noise overshoot and undershoot < 10 % of VCC
 IOFF circuitry provides partial Power-down mode operation
 Multiple package options
 Specified from 40 C to +85 C and 40 C to +125 C
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3. Ordering  information
 
4. Marking
 
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74AUP3G04DC 40 C to +125 C VSSOP8 plastic very thin shrink small outline package; 8 leads; 
body width 2.3 mm
SOT765-1
74AUP3G04GT 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads; 
8 terminals; body 1  1.95  0.5 mm
SOT833-1
74AUP3G04GF 40 C to +125 C XSON8 extremely thin small outline package; no leads; 
8 terminals; body 1.35  1  0.5 mm
SOT1089
74AUP3G04GD 40 Ct o+ 1 2 5C XSON8 plastic extremely thin small outline package; no leads; 
8 terminals; body 3  2  0.5 mm
SOT996-2
74AUP3G04GM 40 C to +125 C XQFN8 plastic, extremely thin quad flat package; no leads; 
8 terminals; body 1.6  1.6  0.5 mm
SOT902-2
74AUP3G04GN 40 C to +125 C XSON8 extremely thin small outline package; no leads; 
8 terminals; body 1.2  1.0  0.35 mm
SOT1116
74AUP3G04GS 40 C to +125 C XSON8 extremely thin small outline package; no leads; 
8 terminals; body 1.35  1.0  0.35 mm
SOT1203
Table 2. Marking codes
Type number Marking code[1]
74AUP3G04DC p04
74AUP3G04GT p04
74AUP3G04GF p4
74AUP3G04GD p04
74AUP3G04GM p04
74AUP3G04GN p4
74AUP3G04GS p474AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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5. Functional  diagram
 
6. Pinning  information
6.1 Pinning
 
Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one gate)
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Fig 4. Pin configuration SOT765-1 Fig 5. Pin configuration SOT833-1, SOT1089, 
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6.2 Pin description
 
7. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level.
Fig 6. Pin configuration SOT996-2 Fig 7. Pin configuration SOT902-2
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Table 3. Pin description
Symbol Pin Description
SOT765-1, SOT833-1, SOT1089, 
SOT996-2, SOT1116 and SOT1203
SOT902-2
1A, 2A, 3A 1, 3, 6 7, 5, 2 data input
1Y, 2Y, 3Y 7, 5, 2 1, 3, 6 data output
GND 4 4 ground (0 V)
VCC 8 8 supply voltage
Table 4. Function table[1]
Input Output
nA nY
LH
HL74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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8. Limiting  values
 
[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For VSSOP8 packages: above 110 C the value of Ptot derates linearly with 8.0 mW/K.
For XSON8 and XQFN8 packages: above 118 C the value of Ptot derates linearly with 7.8 mW/K.
9.  Recommended operating conditions
 
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +4.6 V
IIK input clamping current VI <0V 50 - mA
VI input voltage [1] 0.5 +4.6 V
IOK output clamping current VO <0V 50 - mA
VO output voltage Active mode and Power-down mode [1] 0.5 +4.6 V
IO output current VO =0  Vt oV CC - 20 mA
ICC supply current - 50 mA
IGND ground current 50 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40 C to +125 C [2] -2 5 0 m W
Table 6. Operating conditions
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.8 3.6 V
VI input voltage 0 3.6 V
VO output voltage Active mode 0 VCC V
Power-down mode; VCC =0V 0 3 . 6 V
Tamb ambient temperature 40 +125 C
t/V input transition rise and fall rate VCC = 0.8 V to 3.6 V - 200 ns/V74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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10. Static characteristics
 
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit
Tamb = 25 C
VIH HIGH-level input voltage VCC = 0.8 V 0.70VCC -- V
VCC = 0.9 V to 1.95 V 0.65VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.30VCC V
VCC = 0.9 V to 1.95 V - - 0.35VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
VOH HIGH-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.1 - - V
IO = 1.1 mA; VCC = 1.1 V 0.75VCC -- V
IO = 1.7 mA; VCC = 1.4 V 1.11 - - V
IO = 1.9 mA; VCC = 1.65 V 1.32 - - V
IO = 2.3 mA; VCC = 2.3 V 2.05 - - V
IO = 3.1 mA; VCC = 2.3 V 1.9 - - V
IO = 2.7 mA; VCC = 3.0 V 2.72 - - V
IO = 4.0 mA; VCC = 3.0 V 2.6 - - V
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V
IO = 1.1 mA; VCC = 1.1 V - - 0.3VCC V
IO = 1.7 mA; VCC = 1.4 V - - 0.31 V
IO = 1.9 mA; VCC = 1.65 V - - 0.31 V
IO = 2.3 mA; VCC = 2.3 V - - 0.31 V
IO = 3.1 mA; VCC = 2.3 V - - 0.44 V
IO = 2.7 mA; VCC = 3.0 V - - 0.31 V
IO = 4.0 mA; VCC = 3.0 V - - 0.44 V
II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.1 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.2 A
IOFF additional power-off 
leakage current
VI or VO = 0 V to 3.6 V; 
VCC =0Vt o0 . 2V
-- 0.2 A
ICC supply current VI = GND or VCC; IO = 0 A; 
VCC = 0.8 V to 3.6 V
-- 0 . 5 A
ICC additional supply current VI = VCC  0.6 V; IO = 0 A; 
VCC =3 . 3V
-- 4 0 A
CI input capacitance VCC = 0 V to 3.6 V; VI = GND or VCC -1 . 0 -p F
CO output capacitance VO = GND; VCC = 0 V - 1.8 - pF74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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Tamb = 40 C to +85 C
VIH HIGH-level input voltage VCC = 0.8 V 0.70VCC -- V
VCC = 0.9 V to 1.95 V 0.65VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.30VCC V
VCC = 0.9 V to 1.95 V - - 0.35VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
VOH HIGH-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.1 - - V
IO = 1.1 mA; VCC = 1.1 V 0.7VCC -- V
IO = 1.7 mA; VCC = 1.4 V 1.03 - - V
IO = 1.9 mA; VCC = 1.65 V 1.30 - - V
IO = 2.3 mA; VCC = 2.3 V 1.97 - - V
IO = 3.1 mA; VCC = 2.3 V 1.85 - - V
IO = 2.7 mA; VCC = 3.0 V 2.67 - - V
IO = 4.0 mA; VCC = 3.0 V 2.55 - - V
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.1 V
IO = 1.1 mA; VCC = 1.1 V - - 0.3VCC V
IO = 1.7 mA; VCC = 1.4 V - - 0.37 V
IO = 1.9 mA; VCC = 1.65 V - - 0.35 V
IO = 2.3 mA; VCC = 2.3 V - - 0.33 V
IO = 3.1 mA; VCC = 2.3 V - - 0.45 V
IO = 2.7 mA; VCC = 3.0 V - - 0.33 V
IO = 4.0 mA; VCC = 3.0 V - - 0.45 V
II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.5 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.5 A
IOFF additional power-off 
leakage current
VI or VO = 0 V to 3.6 V; 
VCC =0Vt o0 . 2V
-- 0.6 A
ICC supply current VI = GND or VCC; IO = 0 A; 
VCC = 0.8 V to 3.6 V
-- 0 . 9 A
ICC additional supply current VI = VCC  0.6 V; IO = 0 A; 
VCC =3 . 3V
-- 5 0 A
Table 7. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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Tamb = 40 C to +125 C
VIH HIGH-level input voltage VCC = 0.8 V 0.75VCC -- V
VCC = 0.9 V to 1.95 V 0.70VCC -- V
VCC = 2.3 V to 2.7 V 1.6 - - V
VCC = 3.0 V to 3.6 V 2.0 - - V
VIL LOW-level input voltage VCC = 0.8 V - - 0.25VCC V
VCC = 0.9 V to 1.95 V - - 0.30VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 3.0 V to 3.6 V - - 0.9 V
VOH HIGH-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V VCC  0.11 - - V
IO = 1.1 mA; VCC = 1.1 V 0.6VCC -- V
IO = 1.7 mA; VCC = 1.4 V 0.93 - - V
IO = 1.9 mA; VCC = 1.65 V 1.17 - - V
IO = 2.3 mA; VCC = 2.3 V 1.77 - - V
IO = 3.1 mA; VCC = 2.3 V 1.67 - - V
IO = 2.7 mA; VCC = 3.0 V 2.40 - - V
IO = 4.0 mA; VCC = 3.0 V 2.30 - - V
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 A; VCC = 0.8 V to 3.6 V - - 0.11 V
IO = 1.1 mA; VCC = 1.1 V - - 0.33VCC V
IO = 1.7 mA; VCC = 1.4 V - - 0.41 V
IO = 1.9 mA; VCC = 1.65 V - - 0.39 V
IO = 2.3 mA; VCC = 2.3 V - - 0.36 V
IO = 3.1 mA; VCC = 2.3 V - - 0.50 V
IO = 2.7 mA; VCC = 3.0 V - - 0.36 V
IO = 4.0 mA; VCC = 3.0 V - - 0.50 V
II input leakage current VI = GND to 3.6 V; VCC = 0 V to 3.6 V - - 0.75 A
IOFF power-off leakage current VI or VO = 0 V to 3.6 V; VCC = 0 V - - 0.75 A
IOFF additional power-off 
leakage current
VI or VO = 0 V to 3.6 V; 
VCC =0Vt o0 . 2V
-- 0.75 A
ICC supply current VI = GND or VCC; IO = 0 A; 
VCC = 0.8 V to 3.6 V
-- 1 . 4 A
ICC additional supply current VI = VCC  0.6 V; IO = 0 A; 
VCC =3 . 3V
-- 7 5 A
Table 7. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ Max Unit74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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11. Dynamic characteristics
 
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.
Symbol Parameter Conditions 25 C 40 C to +125 C Unit
Min Typ[1] Max Min Max 
(85 C)
Max 
(125 C)
CL = 5 pF
tpd propagation delay nA to nY; see Figure 8 [2]
VCC = 0.8 V - 16.0 - - - - ns
VCC = 1.1 V to 1.3 V 2.4 5.0 10.3 2.1 11.4 12.6 ns
VCC = 1.4 V to 1.6 V 1.8 3.6 6.4 1.6 7.4 8.2 ns
VCC = 1.65 V to 1.95 V 1.5 2.9 5.0 1.4 5.9 6.5 ns
VCC = 2.3 V to 2.7 V 1.2 2.4 3.9 1.1 4.5 5.0 ns
VCC = 3.0 V to 3.6 V 1.1 2.1 3.2 1.0 3.9 4.3 ns
CL = 10 pF
tpd propagation delay nA to nY; see Figure 8 [2]
VCC = 0.8 V - 19.8 - - - - ns
VCC = 1.1 V to 1.3 V 2.8 5.9 12.2 2.6 13.7 15.1 ns
VCC = 1.4 V to 1.6 V 2.3 4.2 7.5 2.1 8.7 9.6 ns
VCC = 1.65 V to 1.95 V 2.0 3.5 5.9 1.8 7.0 7.7 ns
VCC = 2.3 V to 2.7 V 1.7 2.9 4.6 1.5 5.4 6.0 ns
VCC = 3.0 V to 3.6 V 1.6 2.7 3.8 1.4 4.5 5.0 ns
CL = 15 pF
tpd propagation delay nA to nY; see Figure 8 [2]
VCC = 0.8 V - 23.3 - - - - ns
VCC = 1.1 V to 1.3 V 3.2 6.7 13.0 3.0 15.8 17.4 ns
VCC = 1.4 V to 1.6 V 2.6 4.7 8.6 2.4 10.0 11.0 ns
VCC = 1.65 V to 1.95 V 2.3 4.0 6.7 2.1 8.0 8.8 ns
VCC = 2.3 V to 2.7 V 2.1 3.3 5.1 1.8 6.1 6.8 ns
VCC = 3.0 V to 3.6 V 2.0 3.1 4.2 1.8 5.0 5.5 ns
CL = 30 pF
tpd propagation delay nA to nY; see Figure 8 [2]
VCC = 0.8 V - 33.6 - - - - ns
VCC = 1.1 V to 1.3 V 4.4 8.9 16.0 4.0 19.0 20.9 ns
VCC = 1.4 V to 1.6 V 3.6 6.3 10.8 3.2 12.9 14.2 ns
VCC = 1.65 V to 1.95 V 3.2 5.3 9.0 2.9 10.5 11.6 ns
VCC = 2.3 V to 2.7 V 2.9 4.5 6.5 2.6 7.6 8.4 ns
VCC = 3.0 V to 3.6 V 2.9 4.2 5.4 2.6 6.2 6.9 ns74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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[1] All typical values are measured at nominal VCC.
[2] tpd is the same as tPLH and tPHL.
[3] All specified values are the average typical values over all stated loads.
[4] CPD is used to determine the dynamic power dissipation (PD in W).
PD =C PD  VCC
2  fi  N+(CL  VCC
2  fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
(CL  VCC
2  fo) = sum of the outputs.
12. Waveforms
 
 
CL = 5 pF, 10 pF, 15 pF and 30 pF
CPD power dissipation 
capacitance
fi = 1 MHz; VI = GND to VCC
[3][4]
VCC = 0.8 V - 2.5 - - - - pF
VCC = 1.1 V to 1.3 V - 2.7 - - - - pF
VCC = 1.4 V to 1.6 V - 2.8 - - - - pF
VCC = 1.65 V to 1.95 V - 3.0 - - - - pF
VCC = 2.3 V to 2.7 V - 3.5 - - - - pF
VCC = 3.0 V to 3.6 V - 4.0 - - - - pF
Table 8. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.
Symbol Parameter Conditions 25 C 40 C to +125 C Unit
Min Typ[1] Max Min Max 
(85 C)
Max 
(125 C)
Measurement points are given in Table 9.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 8. The data input (nA) to output (nY) propagation delays
mna344
tPHL tPLH
VM
VM
VM
VM nA input
nY output
GND
VI
VOH
VOL
Table 9. Measurement points
Supply voltage Output Input
VCC VM VM VI tr = tf
0.8 V to 3.6 V 0.5VCC 0.5VCC VCC  3.0 ns74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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[1] For measuring enable and disable times, RL = 5 k.
For measuring propagation delays, setup and hold times, and pulse width, RL =1M .
Test data is given in Table 10.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 9. Test circuit for measuring switching times
001aac521
DUT
RT
VI VO
VEXT VCC
RL
5 kΩ
CL
G
Table 10. Test data
Supply voltage Load VEXT
VCC CL RL
[1] tPLH, tPHL tPZH, tPHZ  tPZL, tPLZ 
0.8 V to 3.6 V 5 pF, 10 pF, 15 pF, and 30 pF 5 k or 1 M open GND 2VCC74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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13. Package outline
 
Fig 10. Package outline SOT765-1 (VSSOP8)
UNIT A1
A
max.
A2 A3 bp L HE Lp wy v ce D(1) E(2) Z(1) θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.00
0.85
0.60
0.27
0.17
0.23
0.08
2.1
1.9
2.4
2.2
0.5
3.2
3.0
0.4
0.1
8°
0°
0.13 0.1 0.2 0.4
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
0.40
0.15
Q
0.21
0.19
 SOT765-1 MO-187 02-06-07
w M
bp
D
Z
e
0.12
14
8 5
θ
A2
A1
Q
Lp
(A3)
detail X
A
L
HE
E
c
v M A
X
A
y
2.5 5 mm 0
scale
VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1
1
pin 1 index74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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Fig 11. Package outline SOT833-1 (XSON8)
terminal 1
index area
REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION
ISSUE DATE
IEC JEDEC JEITA
SOT833-1 - - - MO-252 - - -
SOT833-1
07-11-14
07-12-07
DIMENSIONS (mm are the original dimensions)
XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm
D
E
e1
e
A1
b
L L1
e1 e1
0 1 2 mm
scale
Notes
1. Including plating thickness.
2. Can be visible in some manufacturing processes.
UNIT
mm 0.25
0.17
2.0
1.9
0.35
0.27
A1
max b E
1.05
0.95
D ee 1 L
0.40
0.32
L1
0.5 0.6
A(1)
max
0.5 0.04
1
8
2
7
3
6
4
5
8×
(2)
4×
(2)
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Fig 12. Package outline SOT1089 (XSON8)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT1089 MO-252
sot1089_po
10-04-09
10-04-12
Unit
mm
max
nom
min
0.5 0.04 1.40
1.35
1.30
1.05
1.00
0.95
0.55 0.35
0.35
0.30
0.27
A(1)
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1 x 0.5 mm SOT1089
A1 bL 1
0.40
0.35
0.32
0.20
0.15
0.12
DEee 1 L
0 0.5 1 mm
scale
terminal 1
index area
E
D
detail X
A
A1
L
L1
b
e1
e
terminal 1
index area
1
4
8
5
(4×)(2)
(8×)(2)
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Fig 13. Package outline SOT996-2 (XSON8)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT996-2
sot996-2_po
07-12-21
12-11-20
Unit(1)
mm
max
nom
min
0.5
0.05
0.00
2.1
1.9
3.1
2.9
0.5
0.3
0.15
0.05
0.6
0.4
0.5 1.5 0.05
A
Dimensions (mm are the original dimensions)
XSON8: plastic extremely thin small outline package; no leads;
8 terminals; body 3 x 2 x 0.5 mm SOT996-2
A1 b
0.35
0.15
DEee 1 LL 1 L2 v
0.1
wy
0.05
y1
0.1
0 1 2 mm
scale
C
y C y1
X
terminal 1
index area
B A D
E
detail X
A A1
b
14
85
e1
e
A C B v
C w
L2
L1
L74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 7 — 29 January 2013  16 of 22
NXP Semiconductors 74AUP3G04
Low-power triple inverter
 
Fig 14. Package outline SOT902-2 (XQFN8)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT902-2 - - - MO-255 - - -
sot902-2_po
10-11-02
11-03-31
Unit(1)
mm
max
nom
min
0.5 0.05
0.00
1.65
1.60
1.55
1.65
1.60
1.55
0.55 0.5
0.15
0.10
0.05
0.1 0.05
A
Dimensions
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
XQFN8: plastic, extremely thin quad flat package; no leads;
8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2
A1 b
0.25
0.20
0.15
DEee 1 L
0.35
0.30
0.25
L1 vw
0.05
yy 1
0.05
0 1 2 mm
scale
terminal 1
index area
B A D
E
X
C
y C y1
terminal 1
index area
3
L
L1
b
e1
e
A C B v
C w
2
1
5
6
7
metal area
not for soldering
8
4
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A
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Fig 15. Package outline SOT1116 (XSON8)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT1116
sot1116_po
10-04-02
10-04-07
Unit
mm
max
nom
min
0.35 0.04 1.25
1.20
1.15
1.05
1.00
0.95
0.55 0.3
0.40
0.35
0.32
A(1)
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.2 x 1.0 x 0.35 mm SOT1116
A1 b
0.20
0.15
0.12
DEee 1 L
0.35
0.30
0.27
L1
0 0.5 1 mm
scale
terminal 1
index area
E
D
(4×)(2)
(8×)(2)
A1 A
e1 e1 e1
e
L L1
b
4 3 2 1
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Fig 16. Package outline SOT1203 (XSON8)
References Outline
version
European
projection
Issue date
IEC JEDEC JEITA
SOT1203
sot1203_po
10-04-02
10-04-06
Unit
mm
max
nom
min
0.35 0.04 1.40
1.35
1.30
1.05
1.00
0.95
0.55 0.35
0.40
0.35
0.32
A(1)
Dimensions
Note
1. Including plating thickness.
2. Visible depending upon used manufacturing technology.
XSON8: extremely thin small outline package; no leads;
8 terminals; body 1.35 x 1.0 x 0.35 mm SOT1203
A1 b
0.20
0.15
0.12
DEee 1 L
0.35
0.30
0.27
L1
0 0.5 1 mm
scale
terminal 1
index area
E
D
(4×)(2)
(8×)(2)
A A1
e
L L1
b
e1 e1 e1
1
8
2
7
3
6
4
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14. Abbreviations
 
15. Revision history
 
Table 11. Abbreviations
Acronym Description
CDM Charged Device Model
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74AUP3G04 v.7 20130129 Product data sheet - 74AUP3G04 v.6
Modifications: • For type number 74AUP3G04GD XSON8U has changed to XSON8.
74AUP3G04 v.6 20120614 Product data sheet - 74AUP3G04 v.5
74AUP3G04 v.5 20111209 Product data sheet - 74AUP3G04 v.4
74AUP3G04 v.4 20100730 Product data sheet - 74AUP3G04 v.3
74AUP3G04 v.3 20091008 Product data sheet - 74AUP3G04 v.2
74AUP3G04 v.2 20080313 Product data sheet - 74AUP3G04 v.1
74AUP3G04 v.1 20070524 Product data sheet - -74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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16. Legal information
16.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
16.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
16.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74AUP3G04 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74AUP3G04
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© NXP B.V. 2013. All rights reserved.
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